Abstract-Single-loop current control is an attractive scheme for the LCL-type grid-connected inverter due to its simplicity and low cost. However, conventional single-loop control schemes, which command either the inverter current or the grid current, are subject to the specific resonance frequency regions. The weighted average current control, which splits the filter capacitor into two parts (in form of an LCCL filter) and commands the current flowing between these two parts, is independent of the resonance frequency, but on the other hand, it is limited by the poor sensitivity to the grid impedance variation and weak stability in the grid current. These limitations are comprehensively explained in this paper and then addressed by identifying that the single-loop weighted average current control is equivalent to the dual-loop grid current control with an inherent capacitor current active damping. By tuning the capacitor split proportion as a second degree of freedom, an optimal damping performance that is robust to the grid impedance variation can be naturally achieved using only the inherent damping. Thus, no extra damping is required, and the single-loop structure with only one current sensing turns to be adequate. Moreover, for convenience of practical implementation, an improved LCCL filter configuration is proposed to allow the use of two equal nominal capacitances for the split capacitors. Finally, experiments are performed to verify the effectiveness of the proposed method.
A Highly Robust Single-Loop Current Control Scheme for Grid-Connected Inverter With an Improved LCCL Filter Configuration
I. INTRODUCTION
A S AN efficient power conversion interface, the grid-connected inverter with an LCL filter has been widely used to convert the dc power to the high-quality ac power and feed it into the grid [1] - [4] . The use of LCL filter offers an effective attenuation of the switching harmonics, but it faces also potential resonance problems [5] - [8] . Fortunately, without damping the LCL-filter resonance, a single-loop control scheme, which commands either the inverter current or the grid current, is found to be possible to stabilize the system. The stability of such a single loop depends on the ratio of the resonance frequency f r to the sampling frequency f s , due to the computation and pulse-width modulation (PWM) delays. With a total delay of T d , the critical resonance frequency f crit is proved to be 1/(4T d ) [9] , [10] . The stable region is f r < f crit for the inverter current control and f r > f crit for the grid current control. Typically, T d = 1.5T s (T s is the sampling period), thus, f crit = f s /6 [11] - [13] . To retain a stable operation, the LCL filter should be carefully designed with its resonance frequency falling into the stable region [14] , [15] . Note that a lower f r calls for larger filter inductors or filter capacitor, thereby f r > f s /6 would be most cost-effective. This is, however, not always possible in practice, since the variation of grid impedance may shift f r across f s /6 [16] .
To address this issue, an intuitive method is to widen the stable region, so that it can tolerate a wider range variation of the resonance frequency. Achieving this goal, for the inverter current control, requires to increase f crit by reducing the delay T d , whereas to decrease f crit by adding another delay to T d for the grid current control. The additional delay will impose a further limitation on the control bandwidth and, thus, it is not generally recommended. When it comes to the delay reduction, the state observer [17] , the real-time sampling and update schemes [18] - [20] , and the phase-lead compensators [21] - [25] can be used. To avoid the model-dependent nature of the state observer, a realtime sampling scheme, which shifts the sampling instant toward the PWM reference update instant, is proposed in [18] . Although it is simple, the implementation is susceptible to aliasing due to the asynchronous sampling process. An alternative solution is to update the PWM reference immediately after it is being computed while keeping the synchronous sampling. In this way, the aliasing is avoided, but the computation time for controller processing must be very short and not exceed 0.25T s [19] , [20] . 0885 -8993 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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Thus, it is mainly suitable for high-power application where the switching/sampling frequency is relatively low. Phase-lead compensation can be achieved with a lead-lag element [21] , a first-order lead compensator [22] , [23] , and a second-order generalized integrator [24] . A graphical evaluation of these methods is presented in [25] , which reveals that they can compensate a maximum delay of a half sampling period but also lead to the amplification of high-frequency noise. Therefore, it is difficult to perform a practical delay reduction with a little side effect.
Besides controlling the inverter current or the grid current, an interesting single-loop scheme, which controls their weighted average value, is proposed in [26] - [29] . The weighted average current can be obtained by either splitting the capacitor of the LCL filter into two parts (in form of an LCCL filter) and measuring the current flowing between these two parts [26] , or directly measuring both the inverter current and the grid current and then weighting them [27] - [29] . By selecting a proper weight value, the control system can be degraded from a third-order system to a first-order one, like the L-filtered grid-connected inverter. Thus, its target control variable, i.e., the weighted average current, is exempt from the LCL-filter resonance and can easily be stabilized. However, the reduction of control order relies on an exact knowledge of the grid inductance, which means it is sensitive to the grid impedance variation. Moreover, recent research in [30] shows that even if the control order can be reduced, an implicit resonance hazard still exists in both the inverter current and the grid current, and it will lead to the critically stable operations of these two currents. An extra active damping, e.g., the capacitor current active damping [31] , can be introduced as an inner loop to solve these problems. Although effective, it looses the benefits of the single-loop control in terms of simplicity and cost.
A robust and practical single-loop current control scheme is therefore urgently demanded. Without any delay addition or reduction, the single-loop weighted average current control is the focus in this paper, and it is implemented by the LCCL filter method with only one current sensor being used. The objective of the weighted average current control is to improve the system robustness in our work, rather than to reduce the control order in conventional applications. Through transformation of the control block diagram, the single-loop weighted average current control is found to be equivalent to the dual-loop grid current control with an inherent capacitor current active damping. This inherent damping is determined by the proportion of the split capacitor (i.e., weight value), which if properly designed, can yield an optimal damping performance that is robust to the grid impedance variation. Thus, no extra damping is required, and the advantages of the single-loop control are preserved. Upon drawing such method, the practical issue, such as the nominal capacitance, is taken into account. An immediate influence brought by this issue is the deviation of the optimal damping. To compensate for this, an improved LCCL filter configuration is proposed.
This paper begins with a discussion on the limitations of conventional weighted average current control in Section II. To break the limitations, a robust single-loop weighted average current control with an optimal inherent damping is proposed in Section III. The proposed method is drawn based on a system with a random time delay, thus, it is applicable to different PWM update schemes. The improved LCCL filter configuration, which makes the proposed method more practical, is elaborated in Section IV. Experimental results are provided to confirm the theoretical expectations in Section V. Meanwhile, the effects of the parasitic resistor and the capacitance deviation are also verified in this section. Finally, Section VI concludes this paper.
II. LIMITATIONS OF CONVENTIONAL WEIGHTED AVERAGE CURRENT CONTROL
A. System Description and Modeling Fig. 1 shows a single-phase voltage-source inverter feeding into the grid through an LCL filter. For convenience of illustration, the LCL filter is shown in the form of an LCCL topology, where the capacitor C is split into two parts C 1 and C 2 . L 1 is the inverter-side inductor, L 2 is the grid-side inductor, and L g is the grid inductance at the point of common coupling (PCC). Depending on the grid configuration, L g may vary in a wide range, which, thus, calls for a robust control scheme in order to stabilize the system. Such a robust operation is usually performed by controlling either the inverter current i L 1 or the grid current i L 2 with an extra active damping [30] , i.e., a dual-loop strategy. Here, it is evaluated based on a single-loop scheme, which commands the weighted average value of i L 1 and i L 2 . Referring to Fig. 1 , if the proportions of C 1 and C 2 are 1 − β and β with respect to the total capacitance C, i.e., C = C 1 + C 2 , C 1 = (1 − β)C, and C 2 = βC, then i C 1 = (1 − β)i C and i C 2 = βi C , where i C 1 , i C 2 , and i C are the currents of C 1 , C 2 , and C, respectively. Hence, the current flowing between C 1 and C 2 can be obtained as
Equation (1) indicates that i WA is exactly the target weighted average current, with β and 1 − β being the weight values of i L 1 and i L 2 . Thus, by adopting the LCCL topology, i WA can be directly measured with only one current sensor, which surely saves the cost.
A phase-locked loop (PLL) is used to synchronize the inverter with the PCC voltage v g . The phase angle extracted by the PLL and the demanded current amplitude I * are sent to a reference generator to generate the current reference i ref . The phase shift caused by L 2 − C 2 is compensated in this generator in order to control the power factor on the grid side. i WA is compared to i ref , and the error signal is sent to a proportional-resonant (PR) regulator, whose output is then fed to a digital PWM modulator.
The digital modulator contains computation and PWM delays [10] , [32] , [33] . The delay mechanism is shown in Fig. 2 , where two PWM update modes are considered. In the single update mode, the sampling is taken either at the beginning or in the middle of a switching period, which means the sampling frequency f s is equal to the switching frequency f sw . Provided that the total time for A/D conversion and DSP calculation is shorter than 0.5T s , the modulation reference can be updated just until the middle of the sampling period (rather than the end), giving a computation delay of 0.5T s . In the dual update mode, samplings are taken both at the beginning and in the middle of a switching period, i.e., f s = 2f sw (twice that in the single update mode), and the modulation reference is updated at the end of the sampling period, giving a computation delay of T s . For convenience of illustration, the computation delay is defined as λT s (0.5 ≤ λ ≤ 1), and it is expressed as e −sλT s . The PWM delay is caused by the zero-order hold (ZOH) effect which keeps the modulation reference constant after it has been updated, and it is definitely 0.5T s in either mode. Thereby, the dual update mode which has a smaller T s , and thus a smaller delay, is more attractive in practice. For the sake of generality, both modes are analyzed here, and the total delay is
A block diagram that accounts for these delays is shown in Fig. 3 , where i WA is depicted by the summation of i L 2 and βi C referring to (1) . G i (z) is the PR regulator. G h (s) is the transfer function of the ZOH, and it is expressed as K PW M = V in /V tri is the gain of the PWM inverter, where V in is the input voltage, and V tri is the amplitude of the triangular carrier. G iC (s) and G iL2 (s) are the transfer functions from the inverter output voltage v inv (s) to i C (s) and i L 2 (s), and they are expressed as
where ω r is the LCL-filter resonance angular frequency and expressed as
According to (3), the transfer function from v inv (s) to i WA (s), shown as the shaded area in Fig. 3 , can be obtained as
From (5), it can be found that if β is equal to
then the resonant poles and zeros will cancel out with each other, and G iWA (s) can be simplified as
From (7), it is obvious that G iWA (s) is the same as the transfer
), the control system is degraded from a third-order system to a first-order one, like the L-filtered grid-connected inverter, thus, its target control variable i WA can easily be stabilized. This property is identified as the main benefit of the weighted average current control in conventional applications [26] - [29] .
To exploit such benefit, the grid inductance L g should be known exactly to meet the desired split proportion shown in (6) . This is difficult for the weak grid conditions, where the varying L g will lead to the failures in meeting (6) and then the counteraction of the resonance in G iWA (s). As a result, the control performance and system stability will be impaired, implying a poor robustness. However, even in a stiff grid where (6) can be perfectly met, there is still a serious stability challenge faced by the grid current. In [30] , this stability issue is discussed for λ = 1. To complete the work, the situation of a random λ is further analyzed as follows.
B. Stability Analysis From the Perspective of Grid Current
Note that the grid current is indirectly controlled and its stability is covered up in the model depicted in Fig. 3 . An equivalent transformation of Fig. 3 is made in order to account for the grid current stability. By separating the feedback paths of i L 2 and i C , and relocating the feedback node of i C to the output of G i (z), an equivalent block diagram is obtained, as shown in Fig. 4 . It can be seen that the equivalent model is exactly a dual-loop structure, which involves an outer loop in charge of the grid current control and an inner loop implementing the capacitor current active damping. Moreover, the damping function is βG i (z). This part of damping is not extra introduced, but naturally comes along with the feedback of i WA which contains a part of the capacitor current βi C [see i WA = i L 2 + βi C in (1)], thus it is called the inherent damping.
Since i L 2 is the equivalent target control variable in Fig. 4 , its stability now turns to be explicit. To perform an accurate stability analysis in the z domain, the continuous transfer functions in Fig. 4 are discretized by applying the ZOH transform, as given in (8a) and (8b), shown at the bottom of this page.
Then, the system discrete loop gain with regard to i L 2 can be derived as (9) , shown at the bottom of this page.
An interesting feature observed from T iL2 (z) is that at the resonance frequency, there is
and then T iL2 (z) can be simplified as
is a pair of imaginary roots of the characteristic equation 1 + T iL2 (z) = 0, which, in other words, is a pair of closed-loop resonant poles located at the unit circle (|z 1,2 | = 1). Due to this pair of resonant poles, i L 2 can only be critically stable even though i WA has been stabilized. Moreover, this critically stable feature is deduced based on a random λ, which means it is independent of the time delay. From this point of view, the conventional weighted average current control does not essentially remove the LCL-filter resonance, but "hide" it in the grid current.
III. ROBUST SINGLE-LOOP WEIGHTED AVERAGE CURRENT CONTROL WITH OPTIMAL INHERENT DAMPING
As discussed above, the conventional single-loop weighted average current control is limited by its poor robustness and weak stability. To overcome these limitations, an extra active
damping, e.g., the capacitor current active damping [31] , can be introduced to form a dual-loop strategy. From the perspective of grid current, the extra damping introduces a second degree of freedom, so that the damping function is not fixed at
) for the control order reduction and G i (z) is specified by the outer current loop], but it can be tuned to avoid instability. Nevertheless, as a dual-loop control structure, increased cost and control complexity will be results from the extra damping, which are undesirable effects in practice.
In this section, the limitations of conventional weighted average current control are broken without changing its control architecture, i.e., remaining the single-loop manner. Since the reduction of control order does not show real advantage, instead, it brings an implicit resonance hazard, there is no need to fix β at
The split proportion β itself can be tuned as a second degree of freedom to achieve an optimal inherent damping that is robust to a large grid impedance variation.
Recalling Fig. 4 , the PR regulator G i (z) is incorporated in both the outer current loop and the inner active damping loop. For the stability analysis, G i (z) can be reduced to a proportional gain K p , since the resonant gain has negligible effect above the fundamental frequency [11] . Thus, the damping function βG i (z) is simplified as a damping gain βK p , with β being adjustable. Design of this damping gain is constrained by the gain margin (GM) on the loop gain T iL2 (z). These constraints have been derived for λ = 1 in [34] , and they are extended to the situation of a random λ in the following section.
In the case of λ = 1, the GMs at f r and f s /6 needs to be concerned to ensure system stability [18] , [34] . For a random λ, similar requirements also exist, except that f s /6 is replaced by a general critical resonance frequency f crit , i.e.
From (12), it is obvious that for λ = 0.5, f crit = f s /4; and for λ = 1, f crit = f s /6. Substituting G i (z) = K p into (9), the GMs at f r and f crit , which are denoted by GM 1 and GM 2 (in decibels), respectively, can be obtained as (13a) and (13b), where (13b) is shown at the bottom of the page.
In (13b), K d crit is the critical damping gain [18] , and it is expressed as
Similar to the case of λ = 1, the constraints on GM 1 and GM 2 for a random λ can also be derived, as shown in Table I , where three cases, namely Case I, Case II, and Case III, are defined depending on the resonance frequency and the damping gain.
From (13a), it is found that GM 1 is dependent only on β and filter/grid inductance, and it is equal to 0 dB for
which confirms that i L 2 is critically stable in conventional applications. To improve stability, a modified β can be calculated from (13a) and (13b) to meet the constraints on GM 1 and GM 2 . However, as these constraints vary with f r , selecting β for a specific f r is not enough, its robustness against the variation of f r , which is usually caused by the variation of L g , must be taken into account.
According to (13a) and (13b), the curves of GM 1 and GM 2 with the increase of L g are depicted in Fig. 5 . Although the expressions of GM 2 vary with λ, their trends versus L g are similar and, thus, can be represented by one curve. To cover all the three cases listed in Table I , f r > f crit is chosen for L g = 0, and it is also an usual situation in practice [6] - [8] . With the increase of L g , the system moves from Case III into Case II and Case I successively, meanwhile, GM 1 increases and GM 2 decreases. The curves of GM 1 and GM 2 intersects at f r = f crit , which corresponds to a critical grid inductance L g crit . Letting
Note that the GM constraints in Case III are exactly in contrary to those in Cases II, and these two cases are bounded by f r = f crit . If β is designed so that GM 1 = GM 2 = 0 dB for f r = f crit (L g = L g crit ), the constraints on GM 1 and GM 2 will be satisfied for all the three cases, as shown in Fig. 5(a) . Thus, the system will be stable irrespective of L g . Substituting L g = L g crit into (13a), the value of β yielding GM 1 = 0 dB, which is denoted by β opt , can be derived as
According to (15) and (16), β opt can be solely determined once the LCL filter parameters have been specified. Compared with the conventional 
replaces the uncertain L g with the defined L g crit . The change seems minor, but its improvement on the system robustness is significant.
for an initial L g that is smaller L g crit , which implies β > β opt , then with the increase of grid inductance, GM 1 gets larger than 0 dB, as shown in Fig. 5(b) . This goes against the GM constraints at least in the range between the initial L g and L g crit (where GM 1 < 0 dB is required), shown as the shaded area in Fig. 5(b) , thus leading to instability. Similar instability will arise in the case of β < β opt , which thus comes to the conclusion that β opt is the optimal split proportion. Aside from the improvement, a special point needs to be concerned that at the particular f r = f crit (L g = L g crit ), the system is critically stable due to GM 1 = GM 2 = 0 dB. In [34] , the stability challenge is addressed by introducing a phase-lag compensator into the current regulator G i (z). This solution is proposed for the grid current control, unfortunately, it is found useless for the weighted average current control here. In the grid current control, the capacitor current active damping is extra introduced, and its damping performance is independent of G i (z). Thus, by modifying G i (z), the loop gain can be adjusted explicitly to ensure stability. However, in the weighted average current control, the capacitor current active damping is inherently existent, and its damping performance is related to G i (z). That means the outer current loop and the inner damping loop are interacted. Thus, it becomes inexplicit to adjust the loop gain by modifying G i (z). Recalling (9) and Fig. 4 , it is observed that G i (z) exists in both the numerator and the denominator of T iL2 (z), where the former refers to the one located in the outer current loop and the latter refers to the one located in the inner damping loop. Particularly, at the resonance frequency f r , i.e., z = z 1,2 [see (10)], the two G i (z) are cancelled out in T iL2 (z 1,2 ), as shown in (11) , which means T iL2 (z 1,2 ) is independent of G i (z). Therefore, even if a phase-lag compensator is added to G i (z), T iL2 (z 1,2 ) will remain unchanged and yield T iL2 (z 1,2 ) = −1 for L g = L g crit , implying a critically stable feature. In practice, this small imperfection at such a single point will not cause visible hazard. Moreover, it can be offset by the damping effect of the parasitic resistors in the filter and the grid, which will be discussed later in the next sections.
Another issue should be noted that, although the robust weighted average current control is proposed based on the equivalent dual-loop model, its implementation is still in the singleloop manner with the LCCL filter method shown in Fig. 1 , except that β is replaced by β opt . Thus, it remains the benefits of the conventional single-loop control.
IV. IMPROVED LCCL FILTER CONFIGURATION CONSIDERING THE NOMINAL CAPACITANCE
For implementation of the proposed robust weighted average current control, the capacitor of the LCL filter needs to be split with the proportion in (16), i.e., C 1 = (1 − β opt )C and C 2 = β opt C. Although simple, the calculated values of C 1 and C 2 may not be nominal capacitances. As a result, the actually used capacitances, which must be nominal values, may not match with the calculated (desired) values. This mismatch will cause the actual split proportion deviated from the desired β opt , leading to less robustness. To overcome this drawback, multiple nominal capacitances can be connected in series or in parallel to yield an actual capacitance that equals to the desired one. However, using multiple capacitances for a single filter is not convenient and cost-effective in practice. A practical application would expect to configure two capacitors of the same value, i.e., C 1 = C 2 , which implies β opt = 0.5.
Letting β opt = 0.5 in (16) yields that L 1 = L 2 + L g crit , which upon substituted with (15) , gives rise to
According to (17) , the requirement on β opt is transferred to the requirement on the resonance frequency between L 1 and C. This can be regarded as an extra constraint on the design of the LCCL filter. Besides, there are other well-known constraints, i.e., the inverter-side current ripple is within 15-40% (peak-to-peak) of the rated current, the capacitive reactive power is less than 5% of the rated load, and the grid-side switching harmonic is less than 0.3% of the rated current [35] - [38] . For the single-phase inverter employing the unipolar sinusoidal PWM, the constraint on the inverter-side current ripple Δi L 1 is expressed as
where f sw is the switching frequency, and I o = P o /V g is the rated output current, with P o and V g being the output power and the grid voltage (rms), respectively. From (18), the lower and upper limits on L 1 can be obtained, and they are further transferred to the limits on C by substituting (17) into (18) and manipulating, i.e.
Except for (19) , C is also limited by the reactive power drawn from the grid, i.e.
where ω o = 2πf o is the fundamental angular frequency. According to (3), the grid-side switching harmonics are expressed as
where ω h is the harmonic angular frequency and h is the harmonic order. Usually, the dominant harmonic with ω h = 2π(2f sw − f o ) is considered, whose harmonic voltage (rms) is |V inv (jω h )| = 20%V in referring to [39] . Recalling G iL2 (s) in (3) and assuming L g = 0 (the worst case for harmonic attenuation), the required
Substituting (17) into (21) yields
According to (17) , (22) , and the system parameters listed in Table II , the curves of L 1 and L 2 as function of C are depicted in Figs. 6 and 7, respectively. Two typical λ, i.e., λ = 0.5 and λ = 1, are both considered here. In order to meet the constraint in (17) , the selected L 1 and C must be a point located exactly on the curve in Fig. 6 . While in Fig. 7 , the satisfactory L 2 and C is the region above the curve, shown as the shaded area (taking λ = 1 for example), whose lower limit is defined by (22) . Therefore, selection of L 2 is much more flexible, but it is recommended to be close to the lower limit for the cost-effective purpose.
Taking the system parameters listed in Table II and λ = 1 as an instance, a three-step design procedure of the LCCL filter is presented as follows. As the capacitor is the component of most concern, it is designed at first. (19) and (20), respectively. Thus, the former is taken as the possible range. As shown in (17) and Fig. 6 , L 1 is inversely proportional to C. A relatively large C is suggested to lower L 1 , and it should be twice the nominal capacitance for convenience of splitting. Here, C = 9.4 μF is selected and split into C 1 = C 2 = 4.7 μF, with a total reactive power of 2.4%. 2) Calculate L 1 according to (17) . Substituting C = 9.4 μF into (17) yields L 1 = 485 μH, whose location is identified in Fig. 6 . Recalling (18), the consequent inverter-side current ripple can be calculated as 34%. 3) Select a proper L 2 from the satisfactory region in Fig. 7 .
With C = 9.4 μF, the lower limit of L 2 is obtained as L 2 ≥ 105 μH from (22) . Here, L 2 = 125 μH is selected with some margin being reserved, as shown in Fig. 7 . It is worth noting that the above design procedure is a step-bystep approach without any trial and error. Based on the selected filter parameters, the initial LCL resonance frequency under L g = 0 is calculated as f r = 5.2 kHz from (4), and the critical grid inductance obtained from (15) is L g crit = 360 μH, which certainly meets
For λ = 0.5, the same design procedure can be applied, and it is not repeated. The design results are given as L 1 = 495 μH,C 1 = C 2 = 8.2 μF, and L 2 = 80 μH. Thus, the initial resonance frequency is 4.8 kHz, which is comparable to that in λ = 1.
V. EXPERIMENTAL VERIFICATION

A. Prototype Description
To verify the theoretical analysis, a 6-kW prototype of Fig. 1 was built and tested in the lab. Its photograph is given in Fig. 8 . The single-phase inverter bridge was implemented using two insulated-gate bipolar transistor modules (CM100DY-24NF). These modules were driven by M57962L. The PCC voltage v g , which was used in the PLL, was sensed by a voltage hall (LV25-P). The weighted average current i WA was sensed by a current hall (LA55-P). The measured signals were filtered by an RC low-pass filter with the time constant of 1 μs, before they were sent to an extended 14-bit A/D converter (MAXIM-1324ECM). Finally, the outputs of the A/D converter were transmitted to a TI TMS320F2812 DSP for the controller process.
The system parameters, together with the LCCL filter parameters designed in Section IV, are given in Table II . The unipolar sinusoidal, dual-update PWM was mainly implemented due to its smaller time delay, and f s = 2f sw = 20 kHz was set. The inverter-side inductor L 1 conducted abundant high-frequency ripple current, and it was fabricated by two pairs of EE70/33/32 ferrite cores to lower the loss. The grid-side inductor L 2 conducted only the fundamental current, and it was fabricated by the silicon-steel core to reduce the cost. Film capacitors produced by EACO STH series [40] were adopted as the filter capacitors C 1 and C 2 . The current controller is designed for these system settings, and the system stability is examined against the varying grid inductance. Typically, L g varying up to 10% per unit, which corresponds to 2.6 mH in the test system, is considered.
For the PR regulator adopted, its continuous transfer function is expressed as
where ω i is the resonant cutoff frequency. In view of a typical ±1% variation of the fundamental frequency [16] , ω i = 1% · 2πf o = π rad/s is set. The proportional gain K p is designed to achieve a target crossover frequency f c with a phase margin of 45°, and the resonant gain K r is tuned with its corner frequency being a decade below f c [32] . In this way, K p = 0.07 and K r = 10 are chosen. For practical use, the PR regulator is decomposed into two simple integrators, where the direct integrator is discretized by the forward Euler and the feedback one is discretized by the backward Euler [41] . Thus, the discrete representation of G i (s) is obtained as
(24) As discussed in previous sections, the split proportion β is the most important term that affects the system stability. To provide a comparative study, two β drawn in different design procedures are evaluated. One is the proposed
and it is specified to β opt = 0.5 with the improved filter configuration in Section IV, whose corresponding LCCL filter is identified as Filter I in Table II . The other is the conventional
Keeping the same filter inductances and considering an initial L g = 0, β = 485/(485 + 125) = 0.8 is yielded from (6) . For splitting, the filter capacitance is slightly adjusted to C = 10 μF, with C 1 = (1 − β)C = 2 μF and C 2 = βC = 8 μF. This filter setting is identified as Filter II, as shown in Table II. Recalling T iL2 (z) in (9), the pole map of the closed-loop transfer function T iL2 (z)/[1 + T iL2 (z)] is drawn in Fig. 9 , with L g varying up to 2.6 mH (the pairs of closed-loop poles introduced by the PR regulator are not shown here since they vary little). As T iL2 (z) is the loop gain related to i L 2 , the closedloop pole trajectory directly indicates the stability of grid current. With λ = 1, f crit = f s /6, and L g crit = 360 μH can be obtained from (12) and (15), respectively. For β = β opt = 0.5, as shown in Fig. 9(a) , the resonant poles almost stay inside the unit circle, with only a critical point located exactly at the unit circle for L g = L g crit = 360 μH (f r = f s /6). While for β = 0.8, as shown in Fig. 9(b) , the resonant poles start exactly at the unit circle and then move outside for L g < 850 μH. Thus, the grid current is not only critically stable at the initial status, but turns to be unstable for a wide range of grid impedance. This is consistent with the analysis in Section III, and confirms that the proposed method is more robust.
As mentioned in Section III, the critically stable point at L g = 360 μH can be damped by the parasitic resistors in the filter and the grid. To illustrate this effect, the capacitor equivalent series resistor (ESR) R C is taken as an instance, as shown in Fig. 10(a) . With the increase of R C , the resonant poles are shifted into the unit circle gradually. For the selected capacitor, R C = 10 mΩ is given in [40] . Its corresponding pole locations are 0.49 ± j0.86, whose distance from the origin is 0.99. This stability margin seems small, but its robustness is not trivial. As β is the most important term on stability, the pole movement against the variation of β, which is caused by the capacitance deviation, is studied here, as shown in Fig. 10(b) . With R C = 10 mΩ, the allowable range of β is 0.3-0.65, i.e., −40%-+30%, which is much wider than the possible range of the capacitance Fig. 11 . Experimental results when the current reference steps from half to full loads at 
. Current waveform scales: 30 A/div. deviation (usually ±10% [40] ), implying a good robustness. In practice, the robustness is even better due to other resistors in the filter inductors and the grid.
B. Experimental Results
Referring to the design procedure developed above, experimental results of the proposed and conventional weighted average current control schemes were compared here. The inverter current i L 1 , the grid current i L 2 , and their weighted average value i WA were all measured. Transient performances of the two control schemes were tested at first. Usually, the transient response against load change was concerned for a power converter. However, for the grid-connected inverter which injected current into the grid, there was no physical "load," and its dynamics was evaluated by changing the current reference. Fig. 11 shows the experimental results when the current reference steps from half to full loads at L g = 0. To achieve a detailed study, the experimental waveforms during the transition fundamental period are zoomed in, as shown in Fig. 11(b) and (d) . It can be seen that satisfactory transient responses are performed in all the currents for β = β opt = 0.5. With regard to i L 2 , the percentage overshoot and the settle time are measured as 25% and 0.8 ms (5% tolerance), respectively, and the current ripple is 0.5 A, which is negligible. While for β = 0.8, quite different features are observed in i WA and i L 2 (i L 1 ). Despite that i WA exhibits satisfactory steady-state and dynamic performances, i L 1 and i L 2 are both critically stable. When the current reference steps upward, both i L 1 and i L 2 oscillate, and the oscillations decay sluggishly and last for over two fundamental periods. The maximum current ripple in i L 2 , which is identified by Δi m in Fig. 11(d) , is measured as 22 A (peak-to-peak). Fig. 12 shows the experimental results at full load under the grid impedance variation. Both L g = 360 μH (the critical grid inductance) and L g = 2.6 mH are tested here. For β = β opt = 0.5, as shown in Fig. 12(a) , stable operations are retained for both grid conditions, with a negligible current ripple of 0.5 A in i L 2 . However, for β = 0.8, as shown in Fig. 12(b) , disastrous oscillations are triggered when L g = 360 μH, and the maximum current ripple in i L 2 is measured as 30 A. It can be found that the proposed method achieves a strong robustness, which is in agreement with the theoretical analysis in this paper.
For L g = 360 μH, system performances under the capacitance deviation was intentionally investigated here. In this test, the capacitances C 1 and C 2 were adjusted so that β was varied in the range from 0.2 to 0.8 with a step of 0.1. Fig. 13 shows the corresponding experimental results at full load. It can be seen that severe oscillations arise for β = 0.2 and β = 0.8, while stable operations are retained for all the other β. The practically allowable range of β is wider than that in Fig. 10(b) , since there are extra resistors in the filter inductors and the grid except for the capacitor ESR.
The above results had verified the effectiveness of the proposed method under the dual-update mode, i.e., λ = 1. To show its generality, the single-update mode with λ = 0.5 was further tested. In this case, f s = f sw = 10 kHz was set, and the LCCL filter designed in Section IV was adopted. Fig. 14 shows the experimental results when the current reference steps from half to full loads at L g = 0. Stable operation is retained as expected. The percentage overshoot and the settle time in i L 2 are measured as 25% and 2 ms, respectively. Compared with λ = 1, the dynamic response becomes slower, since the control bandwidth is reduced by the increased time delay. The other results under different grid conditions are similar to those in λ = 1, thus they are not repeated here. The experimental results confirm that the proposed method is effective irrespective of the time delay.
VI. CONCLUSION
This paper studies the robust single-loop current control scheme for the LCL-type grid-connected inverter. The weighted average current control implemented with the LCCL filter method is in focus, and it is proved to experience a poor robustness against the grid impedance variation and have weak stability (critically stable) in the grid current. To address these limitations, the single-loop weighted average current control is equivalently transformed into the dual-loop grid current control with an inherent capacitor current active damping. This inherent damping is determined by the capacitor split proportion. A design procedure is, thus, presented to select an optimal split proportion, so that a robust damping performance can be achieved by the inherent damping. Furthermore, with an improved LCCL filter configuration, the optimal split proportion is specified to 0.5. Thus, two equal nominal capacitances can be used for the split capacitors, which are very convenient for the practical implementation. Compared with the conventional single-loop control schemes, the proposed weighted average current control improves the system robustness without any extra cost, and it is applicable to the systems with different time delays. The effectiveness of the proposed method is verified by experimental results in a single-phase grid-connected inverter.
